We conducted local anodic oxidation (LAO) lithography in single-layer, bilayer, and multilayer graphene using tapping-mode atomic force microscope. The width of insulating oxidized area depends systematically on the number of graphene layers. An 800-nm-wide bar-shaped device fabricated in single-layer graphene exhibits the half-integer quantum Hall effect. We also fabricated a 55-nm-wide graphene nanoribbon (GNR). The conductance of the GNR at the charge neutrality point was suppressed at low temperature, which suggests the opening of an energy gap due to lateral confinement of charge carriers. These results show that LAO lithography is an effective technique for the fabrication of graphene nanodevices.
Local anodic oxidation (LAO) lithography using atomic force microscope (AFM) is a promising technique for the fabrication of graphene nanodevices. This is because LAO lithography has been successfully used for fabricating nanodevices based on semiconductors [11, 12, 13, 14, 15] . The confinement of charge carriers obtained by LAO is highly specular [16] than that obtained by plasma etching [17] , i.e. the charge carriers conserve their momentum along the normal to the confinement. Recently, Weng et al. produced insulating trenches in graphene flakes with a thickness of 1-2 atomic layers using tapping-mode AFM [18] . However, in their experiment, the number of graphene layers was not determined, though the LAO conditions such as the width of oxidized area are expected to be totally different for single-layer, bilayer, and multilayer graphene. Geisbers et al. used contact-mode AFM to produce an insulating trench on single-layer graphene [19] . However, * Electronic address: msatoru@iis.u-tokyo.ac.jp † Electronic address: tmachida@iis.u-tokyo.ac.jp the contact-mode AFM cantilever can damage the fabricated device [20] . Further, the transport phenomena of Dirac fermions were not demonstrated clearly in either experiment above [18, 19] .
In this letter, we describe LAO lithography experiments that were conducted in single-layer, bilayer, and multilayer graphene using tapping-mode AFM. We show that the width of oxidized area depends on the number of graphene layers. We have fabricated an 800-nm-wide barshaped device, which exhibits the half-integer quantum Hall effect; this indicates that the conducting channel of graphene is intact during LAO. We have also fabricated a 55-nm-wide graphene nanoribbon (GNR). The conductance of the GNR at the charge neutrality point is strongly suppressed with decreasing temperature from T = 300 to 4.2 K. This suggests the opening of an energy gap due to the lateral confinement of charge carriers. These results show that LAO lithography is an effective technique for the fabrication of graphene nanodevices.
Graphene flakes were extracted from Kish graphite and deposited onto a 300-nm-thick SiO 2 layer by mechanical exfoliation [20] . Single-layer, bilayer, and multilayer graphene flakes were identified by the optical color contrast, and the number of graphene layers was verified by measuring the quantum Hall effect [1, 2] and Raman spectrum [21] . Two-terminal metal electrodes were fabricated by electron-beam lithography (Elionix ELS-7500) followed by thermal evaporation of Au/Cr (40/4 nm). Transport measurements were performed with the standard lock-in technique by applying a small AC current I AC = 10 nA (18 Hz). A heavily doped Si wafer was used as a global back gate to tune the carrier concentration. Before the transport measurements, surface impurities were removed by annealing the sample at T = 420 K in vacuum (P ∼ 1.0 × 10 −4 mbar) for several hours. LAO lithography was performed in ambient air by tapping-mode AFM (JEOL JSPM-5200). The relative humidity was maintained at around 39−44%. The spring constant and resonance frequency of the conducting Si Fig. 1(a) ]. Trench and bump structures were also produced in bilayer graphene [ Fig. 1(b) ]. The previous studies on the fabrication of bump structures on HOPG (highly oriented pyrolytic graphite) and graphene [18] did not determine the electronic properties of the bump region. In order to investigate the conductance of the bump regions, we fabricated a device in which carrier transport can occur through a 100-nm-wide and 800-nmlong bump region (not shown). The two-terminal resistance of the device at room temperature was greater than 1 GΩ independent of the gate bias voltage. This implies that the bump region is an insulating region, which may consist of nonvolatile graphene oxide. Therefore, the effective width of the insulating region w can be obtained by adding the widths of the trench and bump regions. To investigate the influence of LAO lithography on the electric properties of graphene, we fabricated an 800-nmwide bar-shaped device as shown in Fig. 3(a) . The twoterminal conductance G [22] decreases sharply at V g = 5 V [ Fig. 3(b) ]. This shows that the charge neutrality point of this device is placed close to zero V Dirac ∼ 5 V. The result obtained here is in sharp contrast to that obtained in a device covered with a protective mask of hydrogen silsesquioxane (HSQ) for oxygen plasma etching, where a large positive shift of V Dirac > 50 V was induced by the presence of HSQ layer even after the annealing process in vacuum [9] . The electron mobility of the graphene layer is µ ∼ 7000 cm 2 /Vs at V g = 25 V, which is comparable to µ of our single-layer graphene devices measured before LAO lithography. This indicates that the conducting channel of graphene is intact during LAO lithography. Figure 3 tive of the half-integer quantum Hall effect. Thus, this result shows that LAO lithography is an efficient technique for the fabrication of graphene devices that exhibit the characteristics of Dirac fermions.
Finally, we studied the transport properties of graphene nanoribbons (GNRs) whose widths were W = 55 [ Fig. 4(b) ] and 77 nm (not shown). Each GNR was connected to the metal electrodes through the 2-µm-wide graphene blocks. Thus, G is restricted by the GNR region. Figure 4(a) shows G of the GNR with W = 55 nm as a function of V g measured at T = 300 (red), 77 (green), and 4.2 K (blue). At T = 300 K, G is minimum at G min ∼ 4e 2 /h (W/L). When the temperature is decreased to T = 4.2 K, G min is suppressed by ten times [blue curve in Fig.  4(b) ]. The suppression of G min at low temperature is in sharp contrast to the result that G min reduces only by 5% from T = 300 to 4.2 K in the single-layer graphene before LAO (not shown). Figure 4(c) shows the color plot of the differential conductance dI/dV of the GNR with W = 77 nm as a function of V g and source-drain bias voltage V sd . In Fig. 4(c) , the region of suppressed conductance (dark area) forms diamond-like pattern at around the charge neutrality point. The results presented in Figs. 4(a) and 4(c) quantitatively agree with those observed in GNRs fabricated by oxygen plasma etching [8, 23] . Thus, our results suggest the opening of an energy gap E g due to the lateral confinement of charge carriers. Further, the value of V sd at the vertex of the dark area gives an energy gap E g ∼ 5 meV [ Fig. 4(c) ]. This is quantitatively comparable to that obtained in the 60-nm-wide GNR fabricated by the oxygen plasma etching [8] .
In summary, we have conducted LAO lithography in single-layer, bilayer, and multilayer graphene using AFM. We showed that the width of the oxidized area depends on the number of graphene layers. We fabricated an 800-nm-wide bar-shaped device, which exhibits the halfinteger quantum Hall effect. We also fabricated a 55-nm- wide graphene nanoribbon (GNR). The conductance of the GNR at the charge neutrality point was strongly suppressed by decreasing T . These results show that LAO lithography is an effective technique for the fabrication of graphene nanodevices.
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